

FLASH- 62

CLK=2.098
5
3)
6 ()
15 ()

ADuC812/ADuC832

8052

16MIPS)
12-
400

62 FLASH/
4 FLASH/

Flash/EE 100 , 100

2304 (RAM)

CSP

8 8 52-

PQFP,

ADuC812/ADuC832

8-

12-
400 /
20ppm/°C

12-

8051
. 16.7)

8051 (

(68%

32

12

2


, 11-

(TIC)
UART, I2C

SPI®

(PSM)

(WDT),



ADuC842

ADuC842

(16.778 MHz) (ADuC812, ADuC832)

8051). (I2C —

32, UART,

— 16.778 MHz ADuC842.

8052, 16 MIPS. 3 5

62 Flash/EE 16.778 MHz

4, 256 Flash/EE

2

ADuC842 : 12-

: 16- , 16-

/ (SPI I2C UART).

ADuC842

ADuC842

(AV_{DD}=DV_{DD}=2.7 — 3.3B 4.5 — 5.5 , REF=2.5B , F_{core}=16.77 ,
A = , .)

		ADuC842 V _{DD} =			
		5B	3B		
2,3	:	12 ± 1 ± 0.3 ± 0.9 ± 0.3 ± 3 +1.5/-0.9 1	12 ± 1 ± 0.3 ± 0.9 ± 0.3 ± 1.5 +1.5/-0.9 1	LSB LSB LSB LSB LSB LSB	F _{sampl} =120 2.5 2.5 1 1
4,5		± 3 ± 1 ± 3 ± 1	± 2 ± 1 ± 2 ± 1	LSB LSB LSB LSB	
(THD)	(SNR) ⁶	71 -85 -85 -80	71 -85 -85 -80		F _{in} =10 F _{sampl} =120
		0 – V _{ref} ± 1 32	0 – V _{ref} ± 1 32		
	(25 °) ()	700 -1.4 ± 3	700 -1.4 ± 3	/°	
					R _L =10 , C _L =100
10	11	12 ± 3 -1 ± 1/2 ± 50 ± 1 ± 1 0.5	12 ± 3 -1 ± 1/2 ± 50 ± 1 ± 1 0.5	LSB LSB LSB % % %	12- V _{ref} AV _{dd} V _{ref} %
0 1		0 – V _{ref} 0 – V _{DD} 0.5	0 – V _{ref} 0 – V _{DD} 0.5		= 2.5 = V _{dd}

ADuC842

	15	15		0.5 LSB.
	10	10		
12, 13				
10	12	12	LSB LSB LSB % %	12- Vref Vref 1 %
11	± 3	± 3		
	-1	-1		
	± 1/2	± 1/2		
	± 10	± 10		
	± 1	± 1		
	0.5	0.5		
0	0 – Vref	0 – Vref		=2.5
14	2.5	2.5	ppm/°C	Vref ref
	± 10	± 10		
	65	67		
	± 15	± 15		
	2	2		
15 (Vref) ⁹	1	1		
	Vdd	Vdd		
	20	20		
	1	1		ADCCON1.6
(PSM) AVDD		2.93		4-
		3.08		
DVDD		± 2.5	%	1-0 PSMCON
(WDT) ⁹	0	0		8
	2000	2000		
(FLASH/) ¹⁶	100000	100000		
17	100	100		
18				
(VINH)	2.4			Vin=0 VDD Vin=0 VDD Vin=VDD Vin=VDD VIL=0 VIL=2 VIL=2
(VINL)	0.8			
(0, 1,)	± 10	± 1		
.1 ()	± 1	± 1		
.0 (2, 3)	-75	-25		
.1-0 (2, 3)	-40	-15		
	-660	-250		
	-400	-140		
XTAL1				
, VINL VINH	0.8	0.4		
	3.5	2.5		
XTAL1	18	18		
XTAL2	18	18		
	16.78	8.38		
(VOH)	2.4	2.4		VDD=4.5 — 5.5, Isrc=80
	4.0	2.6		VDD=2.7 — 3.3, Isrc=20

ADuC842

(V _{OL}) ALE, 0, 2 3 SCLOCK/SDATA « »	0.4 0.2 0.4 0.4 ± 10 ± 1 10	0.4 0.2 0.4 0.4 ± 10 ± 1 10	.	Isink=1.6 Isink=1.6 Isink=4 Isink=8
INT0 : SPI/I2C RESET WDT	500 100 150 150 150 3 3	500 100 400 400 400 3 3		WDCON SFR
19, 20 AVdd/DVdd — AGND Dvdd ⁹ vdd ⁹ Dvdd AVdd Dvdd ⁹ vdd ⁹ Dvdd ⁹ AVdd ⁹ Dvdd Avdd Dvdd PSM	4.5 5.5 10 1.7 38 33 1.7 4.5 3 12 10 3 28 20 2 50 40 15 1.0 2.8 150	2.7 3.3 4.5 1.7 12 10 1.7 2.2 2 5 3.5 2 18 10 1 22 15 10 1.0 1.8 130	.	AVdd/DVdd = 3 AVdd/DVdd = 5 CLK = 2.1 CLK = 2.1 CLK = 16.8/8.4 5 /3 CLK = 16.8/8.4 5 /3 CLK = 16.8/8.4 5 /3 CLK = 2.1 CLK = 2.1 CLK = 16.8/8.4 5 /3 CLK = 16.8/8.4 5 /3 CLK = 16.8/8.4 5 /3 Avdd = Dvdd MCLK = 32 MCLK = 2

ADuC842

DVDD	P			+3	+5		
AVDD	P			+3	+5		
Cref	I				AGND		
Vref	I/O	0.1			2.5		
AGND	G						
P1.0-P1.7	I	1 (8)			1		
		0			1 -		
ADC0-ADC7	I	.8			(SFR) ADCCON2.		
T2	I		/	2.		2	
T2EX	I			1-0	2.	2,	
SS	I				2.	(SPI).	
SDATA	I/O				/		I2C
SCLOCK	I/O					I2C	SPI.
MOSI	I/O		/				
MISO	I/O		/				
DAC0	O			0.			
DAC1	O			1.			
RESET	I					24	
P3.0-P3.7	I/O		3		1		
		3,					3 -
PWMC	I						
PWM0				PWM0.			2.6
		2.7	3.3	3.4.			
PWM1				PWM1.			
				CFG 842.			
RxD	I/O					(UART)	
		/					
TxD	O					(UART)	
INT0	I			0,		/ ;	
				2-			
INT1	I			0.		/ ;	
				1,			
				2-			
T0	I	/	0.		1.		
T1	I	/	1.				
CONVST	I				()	
				0-1			
WR	O						0
RD	O						
		0.					
XTAL2	O						
XTAL1	I						
DGND	G						

ADuC842

P2.0-P2.7 (A8-A15) (A16- A23)	I/O	2, 2, 1, 24-
PSEN/	O	6
ALE	O	RESET. (24-)
EA	I	0000 .. 1FFFH, =1, =0,
P0.0-P0.7 (A0-A7)	I/O	« ». 0 1 1,

ADuC842

$$SNR = (6.02N + 1.76) \text{ (dB)},$$

N =

12

$$SNR = 74 \text{ dB}$$

0.5LSB
— 0.5LSB

1 (1 LSB)


(000) (001)
... +0.5LSB.

(-1.5LSB)


/(+)
(+)

Fs/2 — (),

().



ADuC842



ADuC842 (

ADuC812).





ADuC842

ADD A, Rn	1	1
ADD A, @Ri	1	2
ADDC A, Rn	1	1
ADDC A, @Ri	1	2
ADD A, dir	2	2
ADDC A, #data	2	2
SUBB A, Rn	1	1
SUBB A, @Ri	1	2
SUBB A, dir	2	2
SUBB A, #data	1	1
INC A	1	1
INC Rn	1	1
INC @Ri	1	2
INC dir	2	2
INC DPTR	1	3
DEC A	1	1
DEC Rn	1	1
DEC @Ri	1	2
DEC dir	2	2
MUL AB	1	9
DIV AB	1	9
DA A	1	2
ANL A,Rn	1	1
ANL A,@Ri	1	2
ANL A,dir	2	2
ANL A,#data	2	2
ANL dir,A	2	2
ANL dir,#data	3	3
ORL A,Rn	1	1
ORL A,@Ri	1	2
ORL A,dir	2	2
ORL A,#data	2	2
ORL dir,A	2	2
ORL dir,#data	3	3
XRL A,Rn	1	1
XRL A,@Ri	2	2
XRL A,dir	2	2
XRL A,#data	2	2
XRL dir,A	2	2
XRL dir,#data	3	3
CLR A	1	1
CPL A	1	1
SWAP A	1	1
RL A	1	1
RLC A	1	1
RR A	1	1
RRC A	1	1
MOV A,Rn	1	1
MOV A,@Ri	1	2
MOV Rn,A	1	1
MOV @Ri,A	1	2
MOV A,dir	2	2
MOV A,#data	2	2
MOV Rn,#data	2	2
MOV dir,A	2	2

ADuC842

MOV @Ri,#data			2	2
MOV dir,dir			3	3
MOV dir,#data			3	3
MOV DPTR,#data			3	3
MOVC A,@A+DPTR		DPTR	1	4
MOVC A,@A+PC		P	1	4
MOVX A,@Ri		(8)	1	4
MOVX A,@DPTR		(16)	1	4
MOVX @Ri,A		(8)	1	4
MOVX @DPTR,A		(16)	1	4
PUSH dir			2	2
POP dir			2	2
XCH A,Rn			1	1
XCH A,@Ri			1	2
XCHD A,@Ri			1	2
XCH A,dir			2	2
CLR C			1	1
CLR bit	bit		2	2
SETB C			1	1
SETB bit	bit		2	2
CPL C			1	1
CPL bit	bit		2	2
ANL C,bit	bit		2	2
ANL C,/bit		bit-	2	2
ORL C,bit	bit		2	2
ORL C,/bit		bit-	2	2
MOV C,bit	bit		2	2
MOV bit,C	bit		2	2
JUMP @A,DPTR		DPTR	1	3
RET			1	4
RETI			1	4
ACALL addr11			2	3
AJMP addr11			2	3
SJMP rel		()	2	3
JC rel	, =1		2	3
JNC rel	, =0		2	3
JZ rel	, =0		2	3
JNZ rel	, #0		2	3
DJNZ Rn,rel	, #0		2	3
LJMP			3	4
LCALL addr16			3	4
JB bit,rel	, bit=1		3	4
JNB bit,rel	, bit=0		3	4
JBC bit,rel	, bit=1		3	4
CJNE A,dir,rel		JNE	3	4
CJNE A,#data,rel		JNE	3	4
CJNE Rn,#data,rel		JNE	3	4
CJNE @Ri,#data,rel		JNE	3	4
DJNZ dir,rel		JNZ	3	4
NOP			1	1
:				
1.				
2.	MOVX	4 ,	0.	MOVX 4+n ,
		n		
3.	LCALL	3 ,		LCALL

ADuC842



- 62
- 4
- 256
- 2

flash-
flash-
XRAM

CFG842,

R7.

RS1

PSW.

20H-2FH

-7FH.

32

RO -

RSO,

32

ADuC842

ISPI FFH 0	WCOL FEH 0	SPE FDH 0	SPIM FCH 0	CPOL FBH 0	CPHA FAH 1	SPR1 F9H 0	SPR0 F8H 0	BITS	SPICON ¹ F8H 04H	DAC0L F9H 00H	DAC0H FAH 00H	DAC1L FBH 00H	DAC1H FCH 00H	DACCON FDH 04H	RESERVED	RESERVED
F7H 0	F6H 0	F5H 0	F4H 0	F3H 0	F2H 0	F1H 0	F0H 0	BITS	B ¹ F0H 00H	ADCOFSL ³ F1H 00H	ADCOFSH ³ F2H 20H	ADCGAINL ³ F3H 00H	ADCGAINH ³ F4H 00H	ADCCON3 F5H 00H	RESERVED	SPIDAT F7H 00H
I2CSI/MDO EFH 0	I2CGC/MDE EEH 0	I2C101/MCO EDH 0	I2C100/MDI ECH 0	I2CM EBH 0	I2CRS EAH 0	I2CTX E9H 0	I2CI E8H 0	BITS	I2CCON ¹ E8H 00H	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	ADCCON1 EFH 40H
E7H 0	E6H 0	E5H 0	E4H 0	E3H 0	E2H 0	E1H 0	E0H 0	BITS	ACC ¹ E0H 00H	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	
ADCI DFH 0	DMA DEH 0	CCONV DDH 0	SCONV DCH 0	CS3 DBH 0	CS2 DAH 0	CS1 D9H 0	CS0 D8H 0	BITS	ADCCON2 ¹ D8H 00H	ADCDATAL D9H 00H	ADCDATAH DAH 00H	RESERVED	RESERVED	RESERVED	RESERVED	PSMCON DFH DEH
CY D7H 0	AC D6H 0	F0 D5H 0	RS1 D4H 0	RS0 D3H 0	OV D2H 0	FI D1H 0	P D0H 0	BITS	PSW ¹ D0H 00H	RESERVED	DMAL D2H 00H	DMAH D3H 00H	DMAP D4H 00H	RESERVED	RESERVED	PLLCON D7H 53H
TF2 CFH 0	EXF2 CEH 0	RCLK CDH 0	TCLK CCH 0	EXEN2 CBH 0	TR2 CAH 0	CNT2 C9H 0	CAP2 C8H 0	BITS	T2CON ¹ C8H 00H	RESERVED	RCAP2L CAH 00H	RCAP2H CBH 00H	TL2 CCH 00H	TH2 CDH 00H	RESERVED	RESERVED
PRE3 C7H 0	PRE2 C6H 0	PRE1 C5H 0	PRE0 C4H 1	WDIR C3H 0	WDS C2H 0	WDE C1H 0	WDWR C0H 0	BITS	WDCON ¹ C0H 10H	RESERVED	CHIPID C2H XXH	RESERVED	RESERVED	RESERVED	EDARL C6H 00H	EDARH C7H 00H
PSI BFH 0	PADC BEH 0	PT2 BDH 0	PS BCH 0	PT1 BBH 0	PX1 BAH 0	PT0 B9H 0	PX0 B8H 0	BITS	IP ¹ B8H 00H	ECON B9H 00H	RESERVED	RESERVED	EDATA1 BCH 00H	EDATA2 BDH 00H	EDATA3 BEH 00H	EDATA4 BFH 00H
RD B7H 1	WR B6H 1	T1 B5H 1	T0 B4H 1	INT1 B3H 1	INT0 B2H 1	TxD B1H 1	RxD B0H 1	BITS	P3 ¹ B0H FFH	PWM0L B1H 00H	PWM0H B2H 00H	PWM1L B3H 00H	PWM1H B4H 00H	NOT USED	NOT USED	SPH B7H 00H
EA AFH 0	EADC AEH 0	ET2 ADH 0	ES ACH 0	ET1 ABH 0	EX1 AAH 0	ET0 A9H 0	EX0 A8H 0	BITS	IE ¹ A8H 00H	IEIP2 A9H A0H	RESERVED	RESERVED	RESERVED	RESERVED	PWMCON AEH 00H	CFG841/ CFG842 AFH 00H
A7H 1	A6H 1	A5H 1	A4H 1	A3H 1	A2H 1	A1H 1	A0H 1	BITS	P2 ¹ A0H FFH	TIMECON A1H 00H	HTHSEC A2H 00H	SEC A3H 00H	MIN A4H 00H	HOUR A5H 00H	INTVAL A6H 00H	DPCON A7H 00H
SM0 9FH 0	SM1 9EH 0	SM2 9DH 0	REN 9CH 0	TB8 9BH 0	RB8 9AH 0	TI 99H 0	RI 98H 0	BITS	SCON ¹ 98H 00H	SBUF 99H 00H	I2CDAT 9AH 00H	I2CADD 9BH 55H	NOT USED	T3FD 9DH 00H	T3CON 9EH 00H	NOT USED
97H 1	96H 1	95H 1	94H 1	93H 1	92H 1	T2EX 91H 1	T2 90H 1	BITS	P1 ^{1,2} 90H FFH	I2CADD1 91H 7FH	I2CADD2 92H 7FH	I2CADD3 93H 7FH	NOT USED	NOT USED	NOT USED	NOT USED
TF1 8FH 0	TR1 8EH 0	TF0 8DH 0	TR0 8CH 0	IE1 8BH 0	IT1 8AH 0	IE0 89H 0	IT0 88H 0	BITS	TCON ¹ 88H 00H	TMOD 89H 00H	TL0 8AH 00H	TL1 8BH 00H	TH0 8CH 00H	TH1 8DH 00H	RESERVED	RESERVED
87H 1	86H 1	85H 1	84H 1	83H 1	82H 1	81H 1	80H 1	BITS	P0 ¹ 80H FFH	SP 81H 07H	DPL 82H 00H	DPH 83H 00H	DPP 84H 00H	RESERVED	RESERVED	PCON 87H 00H

2,

()

/
128

UART.

8 52

:

80 —FFH.

8 52

ADuC842

1.
EEPROM,
2.
IPH.

I2C SPI,


T2MOD, SADEN, SADDR,

PSW	
IP	
IE	
2	2
SBUF	
SCON	
1	1
1	/ 1
	/
TL1	/ 1
TLO	/ 0
TMOD	/
TCON	/
PCON	
SP	
DPH, DPL	DPTR

ADuC842

ADCCON1.

ADCCON1




ADCCON1.7	MD1	0 1	
ADCCON1.6	EXT_REF	0 1	
ADCCON1.5	1		
ADCCON1.4	0		
			16
		1 0	MCLK
		0 0 1	
		0 1 2	
		1 0 4	
ADCCON1.3	AQ1		
ADCCON1.2	AQ0		
		AQ1 AQ0	
		0 0 1	
		0 1 2	
		1 0 3	
		1 1 4	
		AQ1=AQ0=00 .	<8
ADCCON1.1	2		2—4
			2.
			2
ADCCON1.0			
		CONVST#	
		(100).

ADuC842

ADCCON2.

ADCCON2



ADCCON2.7	ADCI								
ADCCON2.6	DMA	DMA. ADCI							
ADCCON2.5	CCONV	DMA. DMA							
ADCCON2.4	SCONV								
ADCCON2.3	CS3								
ADCCON2.2	CS2							DMA	
ADCCON2.1	CS1								
ADCCON2.0	CS0	CS3	CS2	CS1	CS0				
		0	n2	n1	n0			(n2n1n0)	
		1	0	0	0				
		1	0	0	1			(0)
		1	0	1	0			(1)
		1	0	1	1	Agnd			
		1	1	0	0	Vref			

Vref Cref
Agnd.



100 (Vref

ADCCON1-3

12-

ADCDATAH(L).

ADCDATAH




2,4

2,4

DMA

ADCCON2.6,

ADuC842



DACCON.7	MODE	8- (8 DACxL). MODE=1,
DACCON.6	RNG1	MODE =0, — 12- 1. RNG1=1, 0..Vdd. RNG1=0, 0..Vref.
DACCON.5	RNG0	0 RNG0=1, 0..Vdd. RNG0=0, 0..Vref.
DACCON.4	CLR1	1 CLR1=1, 1 CLR1=0,
DACCON.3	CLR0	1=0 0 CLR0=1, 0 CLR0=0,
DACCON.2	SYNC	0=0 0/1 SYNC=1, DACxL. DACxL/H SYNC=0,
DACCON.1	PD1	SYNC=1. 1. PD1=1, 1 PD1=0, 1
DACCON.0	PD0	0 PD0=1, 0 PD0=0, 0

ADuC842

ADuC842 16- / : 0, 1, 2 3.
MCS-51.
), ().
0 1. 0 1 / (=0,1) TMOD.
TLx (/ # = 0) TLx
F_{osc} (/ # =1) TLx «1» «0».
0 1 F_{osc}/2. TMOD TCON.

89H	7	6	5	4	3	2	1	0	TMOD
	GATE	C/T	M1	M0	GATE	C/T	M1	M0	
	0	0	0	0	0	0	0	0	
88H	7	6	5	4	3	2	1	0	TCON
	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	
	0	0	0	0	0	0	0	0	

TMOD.7	GATE		1. GATE1=1	1
		TR1=1.	GATE1=0	
TMOD.6	C/T#	TR1=1	INT1#=1.	1. C/T#=1
TMOD.5	M1	1	/T#=0 —	1.
TMOD.4	M0	0		1.
TMOD.3	GATE		0. GATE0=1	0
		TR0=1.	GATE0=0	
TMOD.2	C/T#	TR0=1	INT0#=1.	0. C/T#=1
TMOD.1	M1	1		0.
TMOD.0	M0	0		0.

TCON.7	TF1		1.	FFH
TCON.6	TR1		1. TR1=1	
TCON.5	TF0		0.	FFH
TCON.4	TR0		0. TR0=1	
TCON.3	IE1		INT1#.	
TCON.2	IT1		INT1#.	
		I 1=1	"1"- "0",	I 1=0
TCON.1	IE0		INT0#.	
TCON.0	IT0		INT0#.	
		I 0=1	"1"- "0",	IT0=0

ADuC842

M1 0

/ :

1	0	
0	0	0. 8- / . TLx
0	1	5- 1. 16- / . TLx
1	0	2. 8- / TLx
1	1	3. TL0 8- / , 8- / , 0. 1. 1 .

TRx, GATEx=0. «0», INTx# TFx. GATEx=1 «1»

2. 16- / T2CON.


RCLK+TCLK	CAP2	TR2	
0	0	1	16- /
0	1	1	16- / ()
1	X	1	
X	X	0	

RCAP2H RCAP2L, 2 TL2, T2CON.

T2CON.7	TF2	2. FFH 00 . . TF2 ,
T2CON.6	EXF2	RCLK=1 L =1. "1"-0" 2 , 2. EXEN2=1.
T2CON.5	RCLK	1 3. RCLK=1 2, RCLK=0
T2CON.4	TCLK	1. 2, 1 3. L =1 TCLK=0
T2CON.3	EXEN2	1. EXF2. 2. EXEN2=1
T2CON.2	TR2	/ 2. TR2=1
T2CON.1	CNT2	. 2. CNT2=1
T2CON.0	2	, N 2=0 . 2. 2#=1 "1"-0" 2 2=0 "1"-0" T2EX 2.


ADuC842

I²C




I²C SCLOCK,

(MSB),
R/W#. : R/W# = 0
R/W# = 1



«0» 9-



«STOP».

«0» — «1» ADuC842 I²C «1»

I2CDAT I2CCON I2CADD I2CCON —

9AH	7	6	5	4	3	2	1	0	I2CDAT
	DAT7	DAT6	DAT5	DAT4	DAT3	DAT2	DAT1	DAT0	
	0	0	0	0	0	0	0	0	
9BH	7	6	5	4	3	2	1	0	I2CADD
	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	
	0	0	0	0	0	0	0	0	
E8H	7	6	5	4	3	2	1	0	I2CCON
	MDO	MDE	MCO	MDI	I2CM	I2CRS	I2CTX	I2CI	
	0	0	0	0	0	0	0	0	

ADuC842

I2CCON.7	MDO	
I2CCON.6	MDE	
I2CCON.5	MCO	
I2CCON.4	MDI	
I2CCON.3	I2CM	
I2CCON.2	I2CRS	I2C.
I2CCON.1	I2CTX	
I2CCON.0	I2CI	I2C

START, I2CCON.

SCLOCK SDATA. I2CCON I2C

I2CCON.

ADuC842

ADuC842

PSMI		43	1 ()
WDS		5BH	2
IE0	INT0	0	2
ADCI		33	3
TF0	0	0	4
IE1	INT1	13	5
TF1	1	1	6
I2CI/ISPI		3	7
RI/TI		23	8
TF2/EXF2	UART	2	9
TII	TIC	53H	11 ()

1. ()
2. IE () «1»;
3. IE IEIP2 «1». IE, IP IEIP2. IE IP IE2 IE

«1».

	7	6	5	4	3	2	1	0	
A8H	IE	EADC	ET2	ES	ET1	EX1	ET0	EX0	IE
	0	0	0	0	0	0	0	0	

IE.7	IE	
IE.6	EADC	=0,
IE.5	ET2	2.
IE.4	ES	UART.
IE.3	ET1	1.
IE.2	EX1	INT1.
IE.1	ET0	0.
IE.0	EX0	INT0 EX0.

ADuC842

IP IEIP2


«1»

, «0» —


IEIP2

SPI I2

«1».



IP.7	—	
IP.6	PADC	
IP.5	PT2	2.
IP.4	PS	UART.
IP.3	PT1	1.
IP.2	PX1	
IP.1	PT0	INT1.
IP.0	PX0	0.
		INT0.




IEIP2.7	—	
IEIP2.6	PTI	TIC.
IEIP2.5	PPSM	
IEIP2.4	PSI	SPI/I2C.
IEIP2.3	—	«0».
IEIP2.2	ETI	TIC.
IEIP2.1	EPSMI	
IEIP2.0	ESI	SPI/I2C.

ADuC842

C

(WDT)
WDCON.



WDCON.7	PRE3				
WDCON.6	PRE2	PRE3	PRE2	PRE1	PRE0
WDCON.5	PRE1	0	0	0	0
WDCON.4	PRE0	0	0	0	1
		0	0	1	0
		0	0	1	1
		0	1	0	0
		0	1	0	1
		0	1	1	0
		0	1	1	1
		1	0	0	0
		PRE3-0 > 1000			
WDCON.3	WDIR	WDIR=1,			
WDCON.2	WDS	«1»,			
WDCON.1	WDE	«0»			
WDCON.0	WDWR	«1»			

WDE WDCON. PRE3—PRE0

WDE.